A 2-D numerical circuit model is used to analyze the impact of shunts on basic performance parameters of a CdTe thin-film module. A numerical estimate of module-efficiency loss in the worst-case scenario due to shunts of different severity and fractional module area is presented. It is shown that absolute module-efficiency loss ∆η (%) varies in systematic fashion with these shunt parameters. Estimates of ∆η based on simple area-weighted efficiency are typically low by 3-4 times. Furthermore, the distribution pattern of shunts over the module plays a significant role in the module loss. A reliable parameter P to characterize the distribution of shunts is introduced, and its effect on module-efficiency loss, as well as individual-parameter (FF, V OC and J SC ) losses, is shown. Furthermore, higher transparent-conductive-oxide (TCO) sheet resistance is shown to increase shunt isolation and consequently mitigate the efficiency decrease.
INTRODUCTION
Thin-film modules have now been on the market for more than two decades, and the minimization of loss mechanisms remains a primary goal of research and development laboratories. One such loss mechanism, which under certain conditions can be a critical one, is the loss due to localized shunts in the module. The general design and geometry of most thinfilm modules is essentially the same. A typical thin-film module consists of a number of elongated cells connected in series and separated from each other by scribe-lines. Various imperfections in scribing techniques can result in localized shunt paths. In many cases, the shunts are not random but occur preferentially at cell cusps and grain-boundary corners along cell edges due to physical chipping from the scribing procedure [1] . Imperfection in the scribing procedure, however, is not the only cause of shunt paths in thin-film modules. Generally during deposition, thin-film growth produces a granular structure with the main grain axis perpendicular to the film plane. Penetration of the junction depletion layer throughout a module by such grain boundaries can also lead to shunting conductance [2] . Still, another mechanism that can cause localized shunt is a flaw during the deposition process of the layers, when the window layer is not properly deposited and is locally too thin or is not continuous.
The primary goals of the current work are to understand collective impact of several shunts on module performance, what the appropriate shunt parameters are, and how shunt parameters correlate with each other in their effect on the module. To address these questions, a 2-D circuit model of a CdTe thin-film module, which assumes typical rectangular geometry and distributed TCO sheet resistance ρ S (Ω/sqr), was used. A reliable parameterization of shunt severity, fractional area, and distribution pattern was introduced. Absolute module-efficiency loss ∆η (%) was used as the main output parameter. The current study assumed a 12% -efficiency CdTe module, but the results can easily be extended to other thin-film modules. Simulation based on the figure 1 implies three steps: subcell, cell and module. A subcell is a network of microcell-diodes, current sources and TCO resistors (more detailed explanation of the subcell circuit-model and its analysis in the uniform case can be found in Ref. [3] ). The microcell and subcell terminology has been adopted by photovoltaics groups at Colorado State University and University of Ljubljana, Slovenia. In the current work, the baseline CdTe thin-film module has 40 cells, each 1 by 40 cm in size; each cell is modeled by 40 subcells (1 by 1 cm); each subcell is modeled by 21 by 21 microcells (0.05 by 0.05 cm). To model a shunt, a shunt-resistor was placed across a microcell as shown in the figure 1. Although the location of the shuntresistor in the subcell is not critical, for consistency purposes it was placed across the central microcell. Current-voltage (J-V) curves of subcells with and/or without shunts are used to calculate the cell's J-V curve, and the J-V curves of the cell are used to simulate the J-V curve of the module.
The number of shunts over the module area is parameterized by the relative shunted area A S (%), and the severity of a shunt is parameterized by the efficiency η S (%) of the shunted subcell. Figure 2 shows subcell J-V curves based on typical CdTe parameters with different efficiencies η S = 0.5, 1, 2, 4, 8 and 12%, where the 12% curve represents a subcell without a shunt. Unless otherwise stated, TCO sheet resistance is ρ S = 8 Ω/sqr. Given that TCO sheet resistance, a subcell efficiency of 0.5% is the smallest possible for a shunt located near the center of the subcell. 
RESULTS AND DISCUSSION
To evaluate effect of shunts on a module, it is useful to define a parameter that characterizes the distribution of several identical shunts over the module area. Figure 3 shows dependence of absolute module-efficiency loss ∆η on the distribution pattern of identical shunts over the module. The distribution pattern of shunts over the module is characterized by the parameter P, which is defined as P = a/b, where "b" is the fraction of cells in a module that are shunted, and "a" is the fraction of identical shunted subcells in each of the shunted cells. Small values of P correspond to a pattern where many cells in the module have a small number of shunts in each of them. Large values of P simulate a pattern when a small number of cells are severely shunted, that is all shunts are clustered in a very few number of cells. An intermediate value of P simulates a pattern when a moderate number of cells are moderately shunted, that is shunts are spread relatively uniformly over the whole module area. This approach can be generalized so that the partially shunted cells need not be identical, and the results are qualitatively the same. The model gives a good estimate if the variation in the number of shunted subcells from cell to cell is not large. A more complex parameter that would include statistical variation in the number of shunts and their severity could be defined, but does not alter the general picture. Figure 3 shows that the absolute module-efficiency loss ∆η is a strong function of distribution pattern of shunts over the module (P). Other parameters that ∆η depends on are A S (%), η S (%), module geometry and TCO sheet resistance ρ S (Ω/sqr). Solid lines in the figure 3 correspond to the module with A S = 9% and different values of η S (0.5, 1, 2, 4 and 8%). The dashed line corresponds to the same module with A S = 6% and η S = 1%, and triangle icons correspond to a larger module that has 120 cells, each 1 by 60 cm in size with the same shunt area fraction and severity. The coincidence of the curves for different size modules confirms that P is a reliable distribution parameter.
One common feature to all of the curves in figure 3 is a maximum absolute-efficiency reduction at an intermediate value of P. Thus, the worst-case scenario is reproduced when shunted subcells are relatively uniformly spread over the entire module. The fact that ∆η monotonically decreases as P gets larger suggests that the smallest efficiency decrease occurs when all shunted subcells are clustered in a small number of cells. Figure 3 also implies that with all other parameters the same, the maximum reduction shifts towards larger values of P when η S is less severe. Also shown in the figure 3, when A S decreases the maximum reduction is less, but occurs at nearly the same value of P. Figure 5 .a. suggests that even though ∆η depends on both η S and A S , it depends more strongly on η S compared to A S . Figure 5 .a. gives a numerical estimate of the overall module-efficiency loss due to shunts. Estimates of ∆η based on simple area-weighted efficiencies yield a significant error. For example, for A S = 6% and η S = 1%, the area-weighted efficiency loss is ∆η = 0.7% compared to the 2.8% impact of shunted subcells. Similarly, when η S = 8%, the area-weighted efficiency loss would be 3 times less, 0.2% compared to 0.6%. Module-efficiency η S in the worst-case scenario for two sheet resistances.
Figure 5.b. shows module-efficiency η S in the worst-case scenario as a function of relative shunted area A S with η S = 1% for two different TCO sheet resistances: 8 and 16 Ω/sqr. The non-shunted module-efficiencies are η 0 = 12% and 11% respectively. Since the TCO sheet resistance tends to isolate the shunt from the rest of the area, a higher sheet resistance diminishes the impact of shunts on module-efficiency. Because of the power dissipation from lateral currents in the TCO layer, however, higher TCO sheet resistance also yields smaller η 0 .
Eventually though the two curves cross, and for sufficiently large area shunting, higher sheet resistance could be advantageous.
CONCLUSIONS
It was shown that the absolute module-efficiency loss ∆η (%) can be calculated from the magnitude of subcell shunt parameters and their distribution over the module. Estimates of ∆η based on simple area-weighted efficiency loss can be low by up to 3-4 times. Absolute moduleefficiency loss ∆η was shown to be a strong function of the shunt distribution pattern, which can be reliably characterized by the ratio of the fraction of shunted subcells in a shunted cell to the fraction of shunted cells in a module. It was shown that for fixed values of shunted area A S and efficiency η S , the worst-case occurs when shunts are relatively uniformly distributed over the whole module area. The best-case scenario is when shunts are clustered in a small number of cells, and an intermediate-case occurs when shunts are spread over many cells. Absolute moduleefficiency loss ∆η in the worst-case scenario for fixed A S and η S was found to be nearly independent of the module geometry. It was shown that in general ∆η is caused primarily by FF loss, and to a smaller extent by V OC loss, while in the best-case scenario FF and V OC losses are responsible for ∆η to a comparable extent. Efficiency loss caused by J SC loss is negligible in all cases. Shunt isolation with a larger value of TCO sheet resistance was found to have a mitigating effect on the module-efficiency loss. The results presented are based on CdTe parameters, but should be similar for other module technologies.
